Increasing Efficiency by Partial Hardware Reconfiguration: Case Study of a Multi-Controller System
نویسندگان
چکیده
Static FPGA (Field Programmable Gate Arrays) designs are efficient for data flow oriented applications while they are inefficient for control flow. We show that partial dynamic reconfigured designs can be more efficient than static designs, if the application contains exclusive coarse grain sections. Our case study is a multi-controller system, where various controller modules are exchanged during runtime depending on the operating regime of the controlled system. We present a multi-controller architecture as embedded system based on reconfigurable hardware. Portions of the FPGA design are exchanged during runtime to load new controller modules while other portions containing basic operational functions are static. We implemented a prototype to proof the concept and discuss the results.1
منابع مشابه
FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملMulti-controller reconfiguration system for FPGAs
Adaptivity is one of the most critical issues related to System-on-Chip (SoC) design. In order to be runtime adaptive, SoC have to take into account changes related to user preferences and environment at runtime. Dynamically reconfigurable SoC, such as those implemented on Field Programmable Gate Arrays (FPGAs), are a good solution for runtime adaptivity. Dynamic reconfiguration allows FPGAs to...
متن کاملDynamic Partial Reconfiguration Contribution on System on Programmable Chip Architecture for Motor Drive Implementation
Problem statement: Nowadays, Reconfigurable System on Chip (RSoC) shows great potential in many high performance applications that benefit from Hardware customization. Approach: In this study, we present a design approach of FPGA based Controller for electromechanical system. In this way, we present solutions obtained by Hardware/Software Code sign methodology targeted for the implementation of...
متن کاملOn the Management of Dynamic Partial Reconfiguration to Speed-up Intrinsic Evolvable Hardware Systems
Turning away from traditional design techniques, which follow the various phases of design and testing, Evolvable Hardware circuits are created through evolutionary strategies aimed at improving the circuits behavior with respect to a given specification. These evolutionary strategies are stochastic search methods that mimic the process of natural biological evolution and are implemented as Evo...
متن کاملA High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback
Dynamically reconfigurable computing platforms provide promising methods for dynamic management of hardware resources, power, and performance. Yet, progress in dynamically reconfigurable computing is fundamentally limited by the reconfiguration time overhead. Prior research in the development of dynamic partial reconfiguration (DPR) controllers has been limited by its use of the Processor Local...
متن کامل